A Vhdl-93 Hardware Description Browser

نویسندگان

  • Laura C. DeBrock
  • Krishnaprasad Thirunarayan
چکیده

This paper describes the design and implementation of the VHDL-93 Hardware Description Browser, which is a tool for the intelligent retrieval of information from VHDL designs. The Browser consists of two UNIX processes: a TCL/TK Graphical User Interface and a Prolog search engine. The GUI elicits queries from the user and submits them to the Prolog search engine via a two-way communication pipe. The search engine satisfies queries by traversing a forest of parse trees corresponding to the associated VHDL designs. The results are then sent to the GUI for posting. Two public-domain tools were used to implement the Browser: SWI-Prolog, chosen for its pattern-matching capabilities and its use as an executable specification language, and TCL/TK for its high-level windowing operations and text-substitution capabilities to allow meta-programming.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Characterizing a portable subset of behavioral VHDL-93

Goossens defined a structural operational semantics for a subset of VHDL-87 and proved that the parallelism present in VHDL is benign. We extend this work to include VHDL-93 features such as shared variables and postponed processes that change the underlying semantic model. In the presence of shared variables, non-deterministic execution of VHDL-93 processes destroys the unique meaning property...

متن کامل

Implementation of Face Recognition Algorithm on Fields Programmable Gate Array Card

The evolution of today's application technologies requires a certain level of robustness, reliability and ease of integration. We choose the Fields Programmable Gate Array (FPGA) hardware description language to implement the facial recognition algorithm based on "Eigen faces" using Principal Component Analysis. In this paper, we first present an overview of the PCA used for facial recognition,...

متن کامل

Implementation of the Logistic Map with FPGA using 32 bits fixed point standard

⎯ This article presents a design of the logistic map by means of FPGA (Field Programmable Gate Array) under fixed-point standard and 32-bits of precision. The design was carried out with Altera Quartus platform. The hardware description language VHDL-93 has been adopted and the results were simulated by means of Altera ModelSim package. The main of the project was to produce a chaotic system wi...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

Hml: an Innovative Hardware Description Language and Its Translation to Vhdl

HML (Hardware ML) is an innovative hardware description language based on the functional programming language SML (Standard ML). HML is a high-order language that supports polymorphic functions. HML's advanced type system provides many constructs that are important to hardware descriptions but are lacking in the more mature, widely used hardware description languages such as VHDL and Verilog. I...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2009